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Abstract. A function generator generating both square
and triangle waveforms is proposed. The generator employs
only one low area comparator with accurate hysteresis set by
a bias current and a resistor. Oscillation frequency and its
non-idealities are analyzed. The function of the proposed cir-
cuit is demonstrated on a design of 1MHz oscillator in STMi-
croelectronics 180 nm BCD technology. The designed cir-
cuit is thoroughly simulated including trimming evaluation.
It consumes 4.1 µA at 1.8V and takes 0.0126mm2 of silicon
area. The temperature variation from −40 ◦C to 125 ◦C is
±1.5% and the temperature coefficient is 127 ppm/◦C.
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1. Introduction
Relaxation oscillator circuits are present in almost ev-
ery electronic application such as microcontrollers, DC-DC
converters or RFID chips. With increasing demand for small
form surface mount packages silicon area of every block
can have an impact on whether the final design fits into the
package or not. Recently several architectures with low sil-
icon area have been proposed. In [1] a capacitor is linearly
charged and the threshold is compared with a current-mode
comparator. In [2] a voltage on an exponentially charged
capacitor is compared with a hysteresis comparator. How-
ever, for some applications, such as DC-DC converters [3],
a triangular waveform may be required.
The conventional approach to generation of such a
waveform is depicted in Fig. 1. A capacitor is charged with
a constant current of alternating orientation generated by a
current source (CS) between two voltage levels Vlo and Vhi.
This solution requires two comparators. Instead of two com-
parators another solutions may employ single comparator
















Fig. 1. Conventional triangle oscillator.
The main drawback of such a circuit is that the hysteresis and
the frequency are sensitive to PVT variations.
To address this issue, the solution in [5] uses a compara-
tor with a hysteresis set by an external resistor network. In [6]
the hysteresis is set with a resistor and a saturation current of
an OTA. In [7] two OTAs are used to form a Schmitt trigger
and another OTA is used as an integrator. These solutions
require either comparator or OTA with a differential input
stage.
Another class of generators is based on the so-called
modern functional blocks. In [8] two second-generation cur-
rent conveyors (CCII) are used for square/triangular gener-
ation. A current mode generator is presented in [9] using
two multiple-output current controlled current differencing
transconductance amplifiers (MO-CCCDTA). Another volt-
age mode solution uses two differential voltage current con-
veyors (DVCC) in [10]. A differential output generation was
presented in [11] using dual output and fully balanced voltage
differencing buffered amplifiers (DO-VDBA and FB-VDBA,
respectively). Solutions in [12] and [13] employ single Z-
copy controlled gain voltage differencing current conveyors
(ZC-CG-VDCC) for voltage/current output functional gen-
erator. All these designs require complex functional blocks
that take a lot of silicon area. The overview of the mentioned
architectures can be seen in Tab. 1.
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Fig. 2. Proposed circuit: (a) Waveform generator, (b) reference generators (when not explicitly shown the bulks are tied to VDD or ground for
PMOS and NMOS, respectively).
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[4] 1 19 CS + CMOS Schmitt trig. Volt.
[5] 4 N/A CS + Opamp Volt.
[6] 2 15 CS + OTA Volt.
[7] 3 N/A 3× OTA Volt.
[8] 4 N/A 2× CCII Volt.
[9] 1 58 2×MO-CCCDTA Cur.
[10] 4 N/A 2× DVCC Volt.
[11] 3 24 DO-VDBA + FB-VDBA Volt.
[12] 3 52 ZC-CG-VDCC Both
[13] 1 N/A ZC-CG-VDCC Both
Fig. 2a 2 20 CS + single input comp. Volt.
Tab. 1. Comparison of selected architectures.
In this article a new triangular relaxation oscillator is
proposed. This circuit requires only one single ended com-
parator and therefore saves both silicon area and power con-
sumption. Section 2 described operation of the proposed cir-
cuit and analyses its oscillation frequency, design of a 1MHz
relaxation oscillator can be found in Sec. 3 and its simulation
results are presented in Sec. 4, conclusion follows in Sec. 4.
2. Circuit Analysis
The schematic of the proposed waveform generator is in
Fig. 2a. Transistors M1 and M4 work as current sources with
M2−3 as switches controlling charging and discharging of the
capacitor C. For symmetrical waveform both current must
be equal. Hysteresis comparator is composed of transistors
M5−9. M6 together with R work as V → I converter whose
output current is compared to IM5 produced by M5. M8 and
M9 then form a second stage of the comparator whose output
is further amplified by a digital CMOS buffer. Hysteresis is
created by shorting the resistor by M7. If the bulk of M6 is
shorted to the source the body effect is avoided and the two
threshold voltages are (assuming high gain in the first stage
of the comparator):
Vlow = Vgs6 |IM5, (1)
Vhigh = Vgs6 |IM5 + R IM5. (2)
Absolute value of the two voltages is dependent on the gate-
source voltage of M6 but the difference depends only on the
current in the first stage of the comparator and the resistor
value.
Some applications (e.g. DC-DC converters) may re-
quire reference voltages corresponding to the comparator
thresholds. These can be extracted with the circuits depicted
in Fig. 2b. M11 is sized to have the same current density as
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M6 so that Vgs11 = Vgs6 = Vlow. Similarly, if IM12 = IM5 and
M13 is the same size as M6 then the voltage on the drain of
M13 corresponds to Vhigh. By the same principle, if needed,
setting the resistor value between 0 and R (resistor value in
the oscillator) can generate any voltage within the oscillator
output voltage range.
Due to the delay of the comparator the capacitor voltage
vcap overshoots the threshold Vhigh by SR+t+d , where SR
+ is
the positive slew rate on the capacitor given by IM1C and t
+
d
if the rising propagation delay of the comparator. Similarly
for the opposite phase vcap undershoots Vlow by SR−t−d , SR
−




propagation delay. The rising and falling half-periods are
T+/− =






Substituting (1) and (2) into (3) and summing both half-












The frequency of oscillation is therefore dependent on the
product of R and C as is the temperature dependence. The
effect of the comparator delay can be compensated by in-
creasing the value of C.
The comparator delay portion of the oscillation period
is dominated by t−
d
caused mostly by slewing of the cmp1
node from saturation voltage of M6 V satds6 to the threshold of
the second stage give by VDD − |VTHP |, where VTHP is the
threshold voltage of PMOS transistor M8. This delay tslew
can be estimated as follows. Slewing starts when the input
voltage of the comparator crosses thresholdVlow. Around this
operating point M6 can be approximated by a corresponding
transconductance gm6 that is charging a parasitic capacitance
Cp of node cmp1. As the voltage on the capacitor vcap con-
tinues to linearly decrease so does the current charging Cp
given by gm6vcap. The slewing time can be computed by the
following integral













Solving for tslew leads to
t−d ≈ tslew =
√
2(VDD − |VTHP | − V satds6)Cp
gm6SR−
. (6)
Equation (6) shows that to decrease the slewing delay of
the comparator the parasitic capacitance Cp must be min-
imized and the transconductance gm6 must be maximized.
The former can be done by minimizing M8 for lower gate ca-
pacitance, the latter by increasing drain current of M6 which
is given by IM5.
3. Design
The proposed waveform generator with 1MHz fre-
quency was designed in STMicroelectronics 180 nm BCD
technology with supply voltage of 1.8V. Values of the pas-
sive components were selected to be easily integrated on-
chip: R = 500 kΩ, C = 1 pF. For good linearity a MOM
(Metal-Oxide-Metal) capacitor was selected together with
N+ polysilicon resistor for good temperature behavior.
Since the on-chip resistors and capacitors have large
process variations trimming is usually employed to put the
resultant frequency within a given specification. This can be
accomplished by trimming either the resistor or the capacitor.
The drawback of the resistor trimming is a change of trian-
gle amplitude with trimming code. This may not be an issue
when only a digital output is used but may pose a problem for
subsequent processing when the triangular output is used as
well, e.g. in DC-DC converters. For this reason the capacitor
trimming was selected and the trimming circuit can be found
in Fig. 3. The main capacitor C is accompanied with four bi-
nary scaled capacitor C0 −C4 which can be switched parallel
to the main capacitor using transfer gates controlled by trim-
ming bits. The unit capacitance of the trimming capacitors
and therefore the trimming range was selected according to
the technology spread of the oscillation period and is about
±30%. The remaining value of the main capacitor C was
then reduced by the parasitic capacitances of the transistors
connected to the cap node, e.g. drain/source capacitances
of Mn0−3, Mp0−3, M2, M3 or gate capacitance of M6. This
correction makes 65 fF.
Component Width / Length
Mb1, Mb2, M1, M5, M10, M12 2 µm / 2 µm
Mb3, M4, M9 1 µm / 4 µm
M2 2 µm / 0.18 µm
M3 1 µm / 0.18 µm
M6, M11, M13 2 µm / 0.56 µm
M7 1 µm / 0.18 µm
M8, Md1, Md3 1 µm / 0.24 µm
Md2, Md4 0.7 µm / 0.24 µm
Mn0−3 0.7 µm / 0.18 µm
Mp0−3 1 µm / 0.18 µm
Tab. 2. Transistor dimensions.
Fig. 4. Layout.
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The typical bias current as well as all the branch current
through Mb1, Mb2, M1 or M5 is 1 µA. In order to stabi-
lize the amplitude of the triangle waveform the bias current
should have inverse temperature and process dependency as
the resistor R. This is not a problem as the bias current
Ibias distributed across the chip is usually derived from a
trimmed bandgap voltage Vbg and a reference resistor Rbias
as Ibias = Vbg/Rbias. If Rbias is the same resistor type as R
then the triangle waveform amplitude is a scaled copy of the
bandgap voltage.
The transistor dimensions are summarized in Tab. 2.
The gate lengths of the transistors operating as switches were
kept at minimum of the given technology at 180 nm. How-
ever, the transistors operating as current sources have gate
lengths in the order of micrometers for high output resistance
and good matching. The former has impact on the triangu-
lar waveform linearity and the latter on statistical duty cycle
variations.
Figure 4 shows a layout of the proposed circuit (ex-
cluding reference generators of Fig. 2b). The circuit takes
0.0126mm2 out of which the largest part is taken by the
capacitors and the resistor.
4. Simulation Results
The designed circuit has been simulated in Eldo simu-
lator from Mentor Graphics. The bias current was derived
from a constant voltage source and an N+ polysilicon resistor
to simulate chip bias current behavior and to stabilize ampli-
tude of the trianglewaveform across corners and temperature.
The simulated transient waveforms of themain circuit includ-
ing the reference generators are depicted in Fig. 5. It can be
seen that the triangular waveform generated on the cap node
exceeds the ideal boundaries given by the reference voltages
Vlow and Vhigh (waveforms low and high). This is caused by





cussed in Sec. 2. The origin of the propagation delays can
be seen on the depicted waveforms of internal nodes of the
comparator cmp1 and cmp2 which show slew rate limitation
caused by the designed constant current of M5 and M9. The
square waveform output clk is then produced by reshaping
the signal on node cmp2 by the digital CMOS buffer. The
oscillating frequency for a typical corner is 0.94MHz, read
from thewaveforms t+
d
is 3 ns and t−
d
is 34 ns out of which tslew
is about 28 ns. We can compare this result with a theoreti-
cal value given by (6). Using (values from operating point
analysis) VDD = 1.8V, |VTHP | = 0.55V, V satds6 = 0.19V,
Cp = 4.9 fF, gm6 = 18 µS and SR− = 1V/µs we get theoret-
ical value of tslew equal to 24 ns which is in good agreement
with the simulated value.
The average current consumption of the generator core
(w/o ref. gens. on Fig. 2b) is 4.1 µA. This is equivalent to
7.38 µW at the respective supply voltage.
In order to evaluate process spread of the circuit aMonte
Carlo (MC) analysis was run on top of the transient simula-
tion. Further to assess the effectiveness of the trimming
Fig. 5. Simulation results.
method a transient sweep across all the trimming steps was
simulated in each MC run and the value closest to the target
value (i.e. 1MHz in this case) was selected. This in fact
simulates a real factory trimming.
Figures 6 and 7 shows histograms and statistical pa-
rameters of 500 runs of MC analysis. Results of oscillation
frequency before trimming can be seen in Fig. 6a. The max-
imum deviation from the nominal frequency is 26% and is
caused by the process variability of sheet capacitance and
sheet resistance in the given technology process. Figure 6b
shows histogram of frequency after trimming. The maxi-
mum deviation is now 4.27% from the nominal frequency.
Duty-cycle variation histogram is in Fig. 6c and its standard
deviation is 0.82%. This statistical variation of the duty-cycle
is caused by the mismatches of current mirrors Mb3−M4 and
Mb2 − M1 and can be improved by enlarging the area of the
transistors [14].
Figure 7 shows histogram of the peak-to-peak ampli-
tude of the triangle waveform. As described above, the bias
current was assumed to be derived from an ideal bandgap
voltage reference and the same resistor type as resistor R.
The amplitude of the triangle waveform is thus not affected
by the process spread of the resistor (which is around ±20%)
and is given mostly by the mismatches of Mb1, M5 and R.
Variation of the oscillation frequency with tem-
perature can be see in Fig. 8. For the ex-
tended temperature range spanning from −40 ◦C to
125 ◦C the total frequency variation is ±1.05% and
the temperature coefficient is therefore 127 ppm/◦C.
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a b c
Fig. 6. Monte Carlo analysis histograms: (a) Frequency before trimming, (b) frequency after trimming, (c) duty cycle.
Fig. 7. Triangle waveform peak-to-peak histogram.
5. Conclusion
A new area efficient circuit generating triangular wave-
form was proposed. Oscillating period together with the
major source of error caused by the propagation delay of
the comparator was derived. A 1-MHz waveform genera-
tor based on the proposed topology was designed in STMi-
croelectronics 180-nm BCD technology consuming 7.38 µW
and occupying only 0.0126mm2. The temperature and pro-
cess stability of the oscillation frequency depends on the re-
sistors and capacitors available in the given technology. The
type of these elements can be selected to at least partially
compensate for the temperature behavior of each other. In
the presented design a temperature coefficient of 127 ppm/◦C
was achieved. To cope with the process spread a trimming is
usually employed as was demonstrated. The proposed topol-
ogy can be used as a general purpose square wave generator
or as a triangular generator in DC-DC converters.
Fig. 8. Frequency temperature variation.
Acknowledgments
The work has been supported by the grant No.
SGS12/143/OHK3/2T/13 of the CTU in Prague.
References
[1] HUANG, K.-K., WENTZLOFF, D. D. A 1.2-MHz 5.8-
µW temperature-compensated relaxation oscillator in 130-nm
CMOS. IEEE Transactions on Circuits and Systems II: Express
Briefs, 2014, vol. 61, no. 5, p. 334–338. ISSN: 1549-7747.
DOI: 10.1109/TCSII.2014.2312634
[2] CHIANG, Y.-H., LIU, S.-I. A submicrowatt 1.1-MHz CMOS relax-
ation oscillator with temperature compensation. IEEE Transactions
RADIOENGINEERING, VOL. 25, NO. 2, JUNE 2016 337
on Circuits and Systems II: Express Briefs, 2013, vol. 60, no. 12,
p. 837–841. ISSN: 1549-7747. DOI: 10.1109/TCSII.2013.2281920
[3] BEHJATI, H., NIU, L., DAVOUDI, A., et al. Alternative time-
invariant multi-frequency modeling of PWM DC-DC convert-
ers. IEEE Transactions on Circuits and Systems I: Regular Pa-
pers, 2013, vol. 60, no. 11, p. 3069–3079. ISSN: 1549-8328.
DOI: 10.1109/TCSI.2013.2252641
[4] RAMIREZ-ANGULO, J. A compact current controlled CMOSwave-
form generator. IEEE Transactions on Circuits and Systems II: Ana-
log and Digital Signal Processing, 1992, vol. 39, no. 12, p. 883–885.
ISSN: 1057-7130. DOI: 10.1109/82.208587
[5] BERNARD, S., AZAIS, F., BERTRAND, Y., et al. A high accuracy
triangle-wave signal generator for on-chip ADC testing. In Proceed-
ings of the Seventh IEEE European Test Workshop, 2002, p. 89–94.
DOI: 10.1109/ETW.2002.1029644
[6] GARIMELLA, A., KALYANI-GARIMELLA, L. M., ROMERO, R.,
et al. New compact and versatile wide tuning range CMOS voltage
controlled oscillator. In 48th Midwest Symposium on Circuits and
Systems, 2005, p. 515–518. DOI: 10.1109/MWSCAS.2005.1594151
[7] CHUNG, W.-S., CHA, H.-W., KIM., H.-J. Triangular/square-
wave generator with independently controllable frequency and
amplitude. IEEE Transactions on Instrumentation and Measure-
ment, 2005, vol. 54, no. 1, p. 105–109. ISSN: 0018-9456.
DOI: 10.1109/TIM.2004.840238
[8] PAL, D., SRINIVASULU, A., PAL, B. B., et al. Current
conveyor-based square/triangular waveform generators with im-
proved linearity. IEEE Transactions on Instrumentation and Mea-
surement, 2009, vol. 58, no. 7, p. 2174–2180. ISSN: 0018-9456.
DOI: 10.1109/TIM.2008.2006729
[9] SILAPAN, P., SIRIPRUCHYANUN,M. Fully and electronically con-
trollable current-mode Schmitt triggers employing only single MO-
CCCDTA and their applications. Analog Integrated Circuits and Sig-
nal Processing, 2011, vol. 68, no. 1, p. 111–128. ISSN: 1573-1979.
DOI: 10.1007/s10470-010-9593-2
[10] CHIEN, H.-C. Voltage-controlled dual slope operation
square/triangular wave generator and its application as a dual mode
operation pulse width modulator employing differential voltage
current conveyors. Microelectronics Journal, 2012, vol. 43, no. 12,
p. 962–974. ISSN: 0026-2692. DOI: 10.1016/j.mejo.2012.08.005
[11] SOTNER, R., JERABEK, J., HERENCSAR, N. Voltage differenc-
ing buffered/inverted amplifiers and their applications for signal
generation. Radioengineering, 2013, vol. 22, no. 2, p. 490–504.
ISSN: 1805-9600
[12] SOTNER, R., JERABEK, J., HERENCSAR, N., et al. De-
sign of Z-copy controlled-gain voltage differencing current con-
veyor based adjustable functional generator. Microelectronics Jour-
nal, 2015, vol. 46, no. 2, p. 143–152. ISSN: 0026-2692.
DOI: 10.1016/j.mejo.2014.11.008
[13] JERABEK, J., SOTNER, R., DOSTAL, T., et al. Simple resistor-
less generator utilizing Z-copy controlled gain voltage differenc-
ing current conveyor for PWM generation. Elektronika ir Elek-
trotechnika, 2015, vol. 21, no. 5, p. 28–34. ISSN: 1392-1215.
DOI: 10.5755/j01.eee.21.5.13322
[14] PELGROM, M. J., DUINMAIJER, A. C., WELBERS, A. P. Match-
ing properties of MOS transistors. IEEE Journal of Solid-State
Circuits, 1989, vol. 24, no. 5, p. 1433–1439. ISSN: 0018-9200.
DOI: 10.1109/JSSC.1989.572629
About the Authors . . .
Martin DŘÍNOVSKÝ was born in 1985. He received
his Master’s degree from the Czech Technical University in
Prague and is currently studying towards Ph.D. at the Depart-
ment of Circuit Theory. He is with STMicroelectronics since
2010 working as a senior design engineer. His research in-
terests include analog and mixed-signal circuits, IP modeling
and verification methodologies.
Jiří HOSPODKA was born in 1967. He received his Mas-
ter’s and Ph.D. degrees from the Czech Technical University
in Prague in 1991 and 1995, respectively. Since 2007 he
has been working as associate professor at the Department
of Circuit Theory at the same university. Research interests:
circuit theory, analogue electronics, filter design, switched-
capacitor, and switched-current circuits.
